log in | register | forums
Show:
Go:
Forums
Username:

Password:

User accounts
Register new account
Forgot password
Forum stats
List of members
Search the forums

Advanced search
Recent discussions
- WROCC Newsletter Volume 41:11 reviewed (News:)
- WROCC March 2024 meeting o... Hughes and Peter Richmond (News:1)
- Rougol March 2024 meeting on monday with Bernard Boase (News:)
- Drag'n'Drop 13i2 edition reviewed (News:)
- South-West Show 2024 talks (News:4)
- February 2024 News Summary (News:1)
- Next developer fireside chat (News:)
- DDE31d released (News:)
- South-West Show 2024 Report (News:)
- South-West Show 2024 in pictures (News:)
Latest postings RSS Feeds
RSS 2.0 | 1.0 | 0.9
Atom 0.3
Misc RDF | CDF
 
View on Mastodon
@www.iconbar.com@rss-parrot.net
Site Search
 
Article archives
The Icon Bar: Programming: Shadow registers for Latch A and Latch B on Aux I/O
 
  Shadow registers for Latch A and Latch B on Aux I/O
  PaulV (19:51 17/6/2012)
  PaulV (21:05 17/6/2012)
 
Paul Vernon Message #120628, posted by PaulV at 19:51, 17/6/2012
Member
Posts: 135
I've been trawling through the RISC OS 3 PRM's and various bits of source code for the last few hours and I'm getting nowhere.

I'm trying to figure out what the shadow register for Latch A is which is presented as Aux 2 on the Aux I/O header.

Referencing the PRM V1 p144, Latch A is mapped into memory at &3350040 and Latch B is mapped into memory at &3350018.

I've found in some code that Latch B is shadowed at &105 but I can't find any documentation or reference to the address at which Latch A is shadowed.

Is there any particular way I can determine this or does somebody know what the address is already and can share it with me.

Thanks

Paul
  ^[ Log in to reply ]
 
Paul Vernon Message #120629, posted by PaulV at 21:05, 17/6/2012, in reply to message #120628
Member
Posts: 135
Scratch that. I don't need it. I'd misinterpreted the mapping of Latch A and Latch B.

It turns out I only need Latch B to control both Aux1 and Aux 2 passing &20 to set Aux1 and &40 to set Aux2 as per the bit mapping in the Acorn TRM's for Latch B.

Happy days big grin

Paul
  ^[ Log in to reply ]
 

The Icon Bar: Programming: Shadow registers for Latch A and Latch B on Aux I/O